Single event upset failure probability evaluation and periodic scrubbing techniques for hierarchical parallel vision processors

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Single Event Upset Mitigation Techniques for SRAM-based FPGAs

This paper discusses high level techniques for designing fault tolerant systems in SRAM-based FPGAs, without modification in the FPGA architecture. TMR has been successfully applied in FPGAs to mitigate transient faults, which are likely to occur in space applications. However, TMR comes with high area and power dissipation penalties. The new technique proposed in this paper was specifically de...

متن کامل

Single Event Upset (SEU) in SRAM

Radiation in space is potentially hazardous to microelectronic circuits and systems such as spacecraft electronics. Transient effects on circuits and systems from high energetic particles can interrupt electronics operation or crash the systems. This phenomenon is particularly serious in complementary metal-oxide-semiconductor (CMOS) integrated circuits (ICs) since most of modern ICs are implem...

متن کامل

Upset Manifestations in Embedded Digital Signal Processors due to Single Event Effects

Digital Signal Processors (DSP) embedded in FPGAs are irradiated with heavy ions in order to further understand the impact of particle-induced Single Event Effects (SEE) to their functionality. SEE upset duration and start-time measurements taken of various DSPs simultaneously during irradiation experiments provide a portrait of the various contributing upset mechanism as well as on-orbit rate ...

متن کامل

Single Event Upset at Ground Level

Ground level upsets have been observed in computer systems containing large amounts of random access memory (RAM). Atmospheric neutrons are most likely the major cause of the upsets based on measured data using the Weapons Neutron Research (WNR) neutron beam.

متن کامل

Single Event Mirroring and DRAM Sense Amplifier Designs for Improved Single-Event- Upset Performance

This paper proposes and investigates schemes for hardening the conventional CMOS cross-coupled DRAM sense amplifier to single event upset (SEU). These schemes, adapted from existing SRAM hardening techniques, are intended to harden the dynamic random access memory to bitline-mode errors during the sensing period. Simulation results indicate that a 9kΩ L-resistor hardening scheme provides greate...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEICE Electronics Express

سال: 2019

ISSN: 1349-2543

DOI: 10.1587/elex.16.20190544